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ABSTRACT
This thesis presents the design, simulation, layout and test results of a silicon carbide (SiC)
CMOS two-stage operational amplifier (op amp) with NMOS input stage. The circuit has been
designed to provide a stable open-loop voltage gain (60 dB), unity-gain bandwidth (around 5
MHz) and maintain a high CMRR and PSRR within a useful input common mode range over
process corners and a wide temperature range (25 °C – 300 °C). Between the two stages a Miller
compensation topology is placed to improve the phase margin (around 450). Due to the
comparatively high threshold voltage values of transistors in SiC, the power supply is maintained
at 15 V. There is a maximum of 21% variation in DC gain from 25 0C to 275 0C and the unitygain bandwidth and slew rate improves with higher temperature. The major application area of
this op amp is in high temperature environments where silicon (Si) integrated circuits (IC) fail to
perform. In addition, the design of a second version of the operational amplifier is covered,
which aims to provide more functionality and improved performance.
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CHAPTER 1

INTRODUCTION

An operational amplifier (op amp) is the primary building block in analog and mixed-signal
integrated circuits (ICs) and systems. It has a vast range of applications including DC bias
generation, data conversion, sensor circuits, high-speed amplification and filtering. The op amp
has several electrical characteristics such as, offset, gain-bandwidth (GB), slew rate, input
common mode range (ICMR), as well as frequency response characteristics such as phase
margin, that need to be considered during the design process [1]. At high temperatures (greater
than 225 oC) the performance parameters show promising results when silicon (Si) and siliconon-insulator (SOI) based devices are limited by leakage to operation at 125 oC and 225 oC,
respectively [2]. The main objective of this thesis is the design of a SiC Complementary Metal
Oxide Semiconductor (CMOS) op amp that is capable of reliable operation at high temperatures
(25 °C to more than 300 °C) where Si and SOI ICs cannot perform well.
This thesis presents a two-stage op amp designed to drive a small purely capacitive load
using an analog/mixed-signal SiC CMOS Process Design Kit (PDK) developed by Ozark IC and
the University of Arkansas students who were a part of NSF-BIC project [3]. A three-stage op
amp has also been designed in the next design cycle to provide more functionality and improved
performance. The future implementation of the op amp circuit is used in, but not limited to,
protection circuitry of a high temperature SiC gate driver.
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1.1

Overview of Operational Amplifier
Op amps are amplifiers that can be described as high gain differential amplifiers. They are

differential input, single output amplifiers that usually operate in conjunction with an external
feedback system. Their open loop gain is maintained at a designed high value, so that when used
in negative feedback closed loop system the transfer function does not have to depend on the
gain [4]. The ideal op amp is defined as a general purpose op amp which has infinite differentialvoltage gain, infinite bandwidth, infinite input impedance, zero bias currents and zero output
impedance [5].

Fig. 1.1.1. Operational amplifier equivalent circuit [5].
In the Fig. 1.1.1 the op amp equivalent circuit has been illustrated. The practical op amp
exhibits few non-ideal linear characteristics as shown in the Fig. 1.1.2 [6] Table 1.1 represents
these non-ideal characteristics.
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TABLE 1.1 NON IDEAL LINEAR CHARACTERISTICS OF OP AMP

Parameter

Symbol

Unit

Differential input resistance

Rid

Ω

Differential input capacitance

Cid

fF

Common mode input resistance

Ricm

Ω

Input offset voltage

Vos

mV

Input bias currents

Ib1 & Ib2

nA

Common mode rejection ratio

CMRR

---

Voltage noise spectral density

en2

mean sq volts/Hz

Current noise spectral density

in2

mean sq amps/Hz

Fig. 1.1.2. Non-ideal linear characteristics of op amp [6].
3

One of the advantages of a CMOS op amp is that in negative feedback the common mode
characteristics can be ignored. Also, the values of Rid, Ricm, Ib1 and Ib2 can be ignored easily due
to the high input resistance of the MOS devices [6]. The output voltage Vout can be expressed as a
sum of the differential portion, Av(s), and the common-mode portion, Ac(s) as shown in below,
  =    −   ±  
  =





  +  
2

 (0)


− 1
− 1
− 1 …


(1.1)

(1.2)



Here p1, p2, p3,… are the poles of the differential-frequency response.
The unity-gain bandwidth (GB) characteristics can be defined as the frequency where the
frequency response curve crosses the 0 dB line. In other words if the dominant pole is p1 and the
DC gain is Av(0) then,
 =  0. |  |

(1.3)

Other characteristics of interest are the Power Supply Rejection Ratio (PSRR) and the
Common Mode Rejection Ratio (CMRR), which are defined in equation (1.4) and equation (1.5)
respectively,

 = 0
∆

 =
  =

∆
 ( = 0)
 0
 = 20 log 

 0

(1.4)

(1.5)

The input common mode range (ICMR) is the allowable voltage range of the input commonmode signal and the slew rate (SR) is the rate of change of the output voltage (measured in
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volts/s) due to an abrupt change in the input voltage. ICMR and SR are large signal
characteristics.
1.2

Applications
The op amp has vast applications in signal processing and mixed-signal systems, where it is

commonly used in the interface between the differential input stage and the analog to digital
converters (ADC). Due to the available high temperature functionality of SiC CMOS op amps,
they are a good match to use for signal conditioning and sensor circuitry of SiC-based power
switching devices. A few of the major applications of op amps and operational transconductance
amplifiers (OTAs) are active filters, data converters, sensors, signal conditioning and signal
amplifiers [7]. Some of the applications of op amps are described briefly below:
1.2.1

2nd order Active Low Pass Filter

Op amps and OTAs are used as an active element in signal processing and filter design as
they provide high frequency operation with less sensitivity and simpler circuit topology [8]. The
schematics of a 2nd order active low pass filter are shown in Fig. 1.2.1 below. The circuit has low
quality factor sensitivity and low natural frequency when compared with passive filters.
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Fig. 1.2.1. 2nd order active low pass filter [8].
1.2.2

Digital to Analog Data Converters

Op amps have applications in data converters, both digital to analog converters (DAC) and
analog to digital converters (ADC). The primary advantage of using an op amp in DAC is that
the output load can be any arbitrary value rather than a fixed known capacitive value [9]. Fig.
1.2.2 shows the schematics of a traditional current mode R-2R ladder DAC. The required phase
margin of the op amp is set very high (90°) to have a fast settling time. The output swing can be
increased by increasing the open-loop gain or speed or by adding another op amp.
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Fig. 1.2.2. Current mode R-2R DAC [9].
1.2.3

High-Side Current Sensing Circuit

The principle of the high side current sensor for a power switch converter is that it detects the
current through the measured path and converts it to a proportional voltage. Fig. 1.2.3 shows the
schematics of a current sensor with single op amp difference amplifier. The op amp detects and
amplifies the voltage through the sensing resistor (RSEN) and produces the measurable output
(Vout) [10]. High-side current sensing is required to monitor the accidental short circuit current
detection for the protection circuitry in power conversion systems. One of the major advantages
of using op amps in this type of circuitry is low cost, low power dissipation and high common
mode rejection ratio.
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Fig. 1.2.3. Current sensor with single op amp difference amplifier [10].
1.3

Silicon Carbide CMOS Technology
SiC is a wide bandgap semiconductor material that can operate in temperatures up to 450 °C

[11]. A SiC CMOS integrated circuit (IC) technology has applications in automotive, aerospace
and deep well drilling as well as in SiC power electronics. The high temperature sensors and
signal processing circuits that can be built using a SiC CMOS op amp will be beneficial for these
systems [11]. The 15-V SiC CMOS technology used for this work is presented here. The process
parameters are given below:

•

Operating temperature up to 400 °C

•

1.2 µm minimum feature size, single metal process

•

40 nm electrical oxide equivalent thickness

•

15 V gate to source operating voltage
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Fig. 1.3
1.3.1. SiC CMOS process architecture.
Fig. 1.3.1 shows the SiC CMOS process archite
architecture.
cture. The substrate is an n+ 4H SiC Si-faced
Si
wafer with a doped epi-layer.
layer. The process includes epitaxial deposition and ion implantation
im
to
form the p- and n- regions. Further ion implantation process took place to create p+ and n+
source/drain regions and threshold voltage adjustment
adjustment. All implants are annealed together.
Afterwards the gate dielectrics, thick field oxide and the polysilicon gate electrodes are
a
developed. The p+ and n+ regions will have ohmic metal contacts build followed by the
deposition of patterned refractory metal interconnect. The last step in the process technology is
to form a passivation layer.
1.4

Thesis Organization
The organization of the thesis is as follows: Chapter 2 covers the different topologies that

have been considered for the design process
process. In Chapter 3 the actual design process for the
selected topology along with the specifications, equations and hand cal
calculation
culation has been
presented. Chapter 4 covers the simulation of the DC, AC and transient analysis in different
temperature and corners. This is followed by Chapter 5 which presents the actual layout of the
designed op amp.. Chapter 6 covers the packaging information,
formation, the test setups and practical
results at different temperatures
temperatures. Finally, Chapter 7 covers the conclusion and the
recommendations for future work.
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CHAPTER 2

OPERATIONAL AMPLIFIER TOPOLOGIES

The operational amplifier can be implemented using a variety of topologies depending on the
application requirements, process parameters, frequency mode, required characteristic
performance and the degree of complexity available. Based on each specific design application,
different topologies have been developed. Special considerations have been taken to study
topologies that are most reliable and have a low level of complexity since the process technology
in use is still in a developing stage. Research on previously developed topologies has been
analyzed in this chapter.
2.1

Two-Stage Miller Compensated CMOS Op Amp
One of the basic structures of an op amp is the two stage CMOS op amp. In this structure the

first stage is the differential transconductance stage which provides most of the op amp gain,
followed by the second stage, which is a common source stage, that mainly provides a large
output swing as [4] shown in the Fig. 2.1.1.

Fig. 2.1.1. Block diagram of a two-stage op amp [4].
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Here the differential to single
single-ended conversion takes place in the first stage and the output
stage is not followed by any buffer stage ((the
the output resistance is very high). The transistors in
both amplifier stages are properly biased to operate in the saturation region by using a current
mirror or a beta multiplier as the biasing circuit.. The circuit needs a compensation strategy due to
the stability issue that arises when used in a closed-loop
loop negative feedback system. The
compensation can be accomplished by using Miller techniques where a capacitor is placed
place across
the second amplifier stage. This creates a feedback path through the capacitor and employs the
pole splitting technique [12].. Th
This technique moves the poles of the open loop frequency
response further away from the
he origin of the complex frequency plane, with the exception of the
dominant pole which will move closer to the origin. This will also create a right-half plane
(RHP) zero which can be positioned by placing a nulling resistor in series with the capacitor. The
overall schematic of the topology is presented in Fig. 2.1.2 below. The main advantages
advantage of the
two-stage system are its robustness and the simplicity. They are the most widely used topology
and heavily reliable with a new process technology [13].

Fig. 2.1.2. Unbuffered
Unbuffered, two-stage
stage CMOS op amp schematic.
schematic
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2.2

Three-Stage Nested Miller Compensation CMOS Op Amp
The three-stage op amp is used in analog and mixed-signal circuits to achieve higher DC gain

and low power consumption from the supply voltage [9]. The block diagram of the three-stage
nested Miller compensated (NMC) op amp is shown in Fig. 2.2.1. The circuit has three amplifier
stages for high DC gain and two capacitors for stability. The capacitors create the frequency
compensation needed for stability [14].

Fig. 2.2.1. Three-stage NMC op amp block diagram [14].
The first two stages of the Fig. 2.2.1 can be assumed to be a cascade of two differential
amplifiers followed by the third stage which can be a common source amplifier. The Fig. 2.2.2
shows an actual topology of a three-stage op amp. Here the capacitors are placed in such a way
so that the feedback current through Cc1 combines with the feedback current through Cc2 and
flows towards the first stage. So, the compensation techniques implemented in Fig. 2.2.2 are an
indirect nested Miller compensation method [9]. The main advantage of this topology is that, by
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using two differential amplifier stages, all of the transistors in the topology are biased with
known currents.

Fig. 2.2.2. Three-stage op amp schematic [9].
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CHAPTER 3

CMOS OPERATIONAL AMPLIFIER DESIGN

3.1

Design Procedure
The design flow of the CMOS operational amplifier includes defining the requirements of the

amplifier, defining the process design kit, stating the targeted inputs and outputs, hand
calculations, simulations, layout, fine tuning the circuit based on parasitics, fabrication and
testing. For a successful design the designer should have a clear idea about the needs of the
system and each step of the design procedure. It is the designer’s responsibility to successfully
execute all the steps to ready the design for fabrication.
The general steps for integrated circuit design according to [6] are presented below:
1. Definition of the function and performance capability of the design: CMOS operational
amplifier design for high temperature performance.
2. Synthesis or implementation: Silicon Carbide CMOS process.
3. Simulation or modeling: Estimate the device parameters based on hand calculations. Run
simulation under different corners and temperature range to confirm the defined
characteristic specifications.
4. Geometrical description: Complete the layout using proper toolchain and perform the
design rule check.
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5. Simulation including the geometrical parasitics: Consider the parasitic effects introduced
by the layout and re-simulate the amplifier to reconfirm the performance characteristics.
6. Fabrication: When confident with the results of 1-5 above, the circuit is submitted for
fabrication.
7. Testing & Verification: Develop the test and verification plan. Test the amplifier in real
world scenario and compare with simulation results.
At this point, the next design process begins by adding the amplifier improvements identified
from test data analysis obtained from the first fabrication run.
3.2

Design Specifications
TABLE 3.1 OPERATIONAL AMPLIFIER DESIGN SPECIFICATIONS
Parameter

Symbol

Value

Unit

AVDD

15

V

Temperature Range

TA

25 – 300

Gain

AV

60

dB

Gain Bandwidth

GB

5

MHz

Phase Margin

P.M.

45

Degree

SR

10

V/µs

Input Common Mode Range

ICMR

5 – 14

V

Output Voltage Swing

∆Vout

2 – 14

V

CL

10

pF

Supply Voltage

Slew Rate

Load Capacitance

15

o

C

The key design specifications of the CMOS SiC op amp are given in Table 3.1. The primary
motivation of the design process was to have a functional operational amplifier in a CMOS SiC
process. For this reason, the degree of complexity has been kept at minimum and the design
specifications were targeted rationally. Due to the high threshold voltages of the MOSFETs in
the SiC process the supply voltage is higher than usual (15 V). The capacitive load has been
specified as 10 pF so that the amplifier would be able to drive the load capacitances of testing
equipment, i.e. oscilloscope probes. The circuit must work properly over a wide range of
temperature while maintaining a high CMRR and PSRR within an acceptable input commonmode range.
3.3

Circuit Design
The CMOS SiC operational amplifier has two stages. One differential input stage followed

by a common-source amplifier output stage. An additional compensation circuit is added
between these two stages for better stability and improved phase margin. The biasing of the
circuit is accomplished by using an external voltage source to reduce the circuit complexity and
to have a better control over the circuit quiescent point. The circuit does not include any buffer
stage and thus the load has been kept as a small capacitive value. The complete circuit schematic
is shown in Fig. 3.1.
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Fig. 3.3.1. Two-stage operational amplifier schematic.

Fig. 3.3.2. The two-stage op amp symbol.
Fig. 3.3.2 represents the input and output ports of the op amp. The circuit has a total of 8
pins: AVDD and AVSS for power supplies, VINP and VINN for positive and negative inputs
respectively, VBIAS forr voltage biasing, PVDD_IO and PVSS_IO for power supplies to
padframe and OUTPUT for the output.
17

3.3.1

Compensation Circuit

The compensation circuit is placed between the input and output of the second stage. It
consists of a compensation capacitor (Miller capacitor) in series with a resistor (nulling resistor)
as shown in Fig. 3.3.3. The purpose of the Miller capacitor is to introduce Miller feedback to
obtain a single time-constant, dominant pole amplifier and the purpose of the nulling resistor is
to position the right-half plane zero of the system created by the Miller feedback.

Fig. 3.3.3. Compensation circuit.
The Miller effect can be defined as the increase in the effective capacitance of the input of
second stage because of the amplification through the feedback path created by the Miller
capacitance. The associated pole due to Miller capacitor moves near the origin of the complex
frequency plane and acts as a dominant pole. This reduces the bandwidth of the amplifier while
improving the phase margin. Another advantage of the Miller effect is that the output pole of the
system moves further away from the origin of the complex frequency plane due to the pole
splitting technique. This reduces the output resistance of the circuit and improves the op amp
stability.
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The capacitance Cc in the feedback path produces a zero in the right-half portion of the
complex frequency plane. This right-half plane (RHP) zero increases the magnitude and
decreases the phase and behaves like a left-half plane (LHP) pole and a left-half plane zero.
Thus, by selecting the value of the nulling resistor Rz the effect of the RHP zero has been
minimized. This increases the gain bandwidth by moving all the poles and zeros except the
dominant pole away from the unity-gain bandwidth frequency. The small-signal model of the
system with the compensation circuit is shown in Fig. 3.3.4. Fig. 3.3.5 is the electrical equivalent
circuit of Fig. 3.3.4.

Fig. 3.3.4. Small-signal model of two-stage op amp with Miller compensation.

Fig. 3.3.5. Electrical equivalent model of two-stage op amp.
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The additional input impedance due to Miller effect is ZM and the additional output
impedance is ZMo.
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Now applying Kirchhoff’s Current Law, following node voltages are obtained:
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The small-signal transfer function of the circuit has been given by using Cramer’s rule,
()
≈
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(3.8)

(3.9)

The op amp’s poles and zero can be found to be in (3.10) – (3.13). Here p1 is the dominant
pole frequency.
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The unity-gain bandwidth also known as gain bandwidth (GB) can be defined as,
 =  |  | =





(3.14)

For the required phase margin of 45o, the zero has been placed 10 times higher than GB.
Thus, the relation between the highest non-dominant pole (p2) and the GB can be represented as,
|  | ≥ 2.2 

 > 2.2






(3.15)
(3.16)

The conditioning of the RHP has been done by making the RHP zero the same as the highest
non-dominant pole. This way the zero cancels the pole and the circuit maintains good stability
even with a large load capacitance.
 =



 + 
1
 = $
%$
%


3.3.2

(3.17)
(3.18)

Differential Input Stage

The differential input stage has N-channel MOSFETs (NMOS) (M1 & M2) as a differential
input pair or a source coupled pair as shown in the Fig. 3.3.6. A P-channel MOSFET (PMOS)
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current mirror load, consisting of M3 & M4, is placed at the top. The purpose of the current
mirror is to create a current to voltage conversion stage. The biasing of the source coupled pair is
done with a current sink (M5) placed at the bottom. The gate of the M5 transistor is connected
with an external voltage source for fine tuning the biasing voltage.

Fig. 3.3.6. Differential input stage.
When all the transistors are in saturation region and the differential input signal is zero the
current at the output node, I1, will be zero and the input device currents will be the same in both
input branches and equal to I5/2. This current along with the Miller capacitor Cc decides the
internal slew rate (SR), which is given below,
 =

*


The process parameters are given in the table below.
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(3.19)

TABLE 3.2 PROCESS PARAMETERS
NMOS

PMOS

Channel

Channel

Channel

Channel

Length

Length

Length

Length

L = 2 µm

L = 5 µm

L = 2 µm

L = 5 µm

2.9 V

3V

-3.45V

-3.65 V

Transconductance Parameter (K’)

1 µA/V2

0.8 µA/V2

0.46 µA/V2

0.3 µA/V2

Channel Length Modulation (λ)

0.733 V–1

0.733 V–1

0.493 V–1

0.493 V–1

Parameter
Threshold Voltage (VT)

The W/L ratios of the transistors are calculated by implementing the drain current equations
and the process parameters. The drain current equation of an n-channel MOSFET is given below,
1 ,
 −  
* = +
2
-

(3.20)

The drain current equation of a p-channel MOSFET is given below,
* =

1 ,

+
. − / /0
2
-

(3.21)

The equations for the transconductance (gm), transistor’s drain to source resistance and
transistor’s saturation voltage between the drain-source are represented below,
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(3.22)

(3.23)

() =  − | | = 1
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+

-

(3.24)

The Input Common Mode Range (ICMR) of the circuit is determined by the NMOS input
pair. The maximum limit of the ICMR, VIC (max) is determined by the saturation voltage limit of
the M3 & M4 transistors. The maximum common mode input voltage can be represented from
[6] as
 !45 = 66 −  − | | + 

(3.25)



 max = 15 V − 0.55  − 3.45  + 2.9  = 13.9 

(3.26)

The minimum ICMR is limited by the saturation voltages of the M1, M2 and the M5
transistors. The minimum common mode input voltage, VIC (min), can be represent from [6] as,
 !"# =  +  4 +  + 



 !"# = 0 V + 1.19  + 0.85  + 2.9  = 4.94 

(3.27)
(3.28)

Thus, the total input common mode range can be expressed as 4.94 V ≤ VIC ≤ 13.9 V, which
is very close to the specified ICMR.
The majority of the open loop voltage gain (≈40 dB) has been achieved in the input stage.
The small-signal analysis of the input stage differential amplifier has been performed to calculate
the small-signal voltage gain and output resistance of the input stage. Fig. 3.3.7 shows the smallsignal model of the input stage. Here the input branches have been assumed as perfectly matched
on both sides.
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Fig. 3.3.7. Small-signal model of the input stage.
From the model the small-signal voltage gain can be calculated as shown in Eq. (3.29). The
differential analysis has been done for the differential input signal Vid. Assuming ideal matching
and symmetry, gm1 = gm2., the output resistance is the sum of the parallel drain to source
resistances of Rds2 and Rds4. The relations between the voltage gain, output resistance and
transconductance are shown below.
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3.3.3
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(3.29)

Common-Source Output Stage

The input stage is followed by an unbuffered, common source output stage. Most of the DC
gain is achieved in the input differential stage. The purpose of the output stage is to further
increase the dc gain and increase the output swing. In this stage the signal is driven into a
capacitive output load. Fig. 3.3.8 shows the schematic of the unbuffered output stage. Here the
input signal of this stage is the output of the first stage (V1).
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Fig. 3.3.8. Common-source output stage.
When the differential input equals to zero, the output should also be zero so that the op amp
does not have any systematic input offset voltage
voltage. This means when I2 = I4 = ½ I5, the output
amplifier currents I6 and I7 should be equal.
For proper biasing, all of the transistors in Fig. 3.3.1 have to be in saturation. The pair M4,
M6 and the pair M5, M7 create two mirroring currents. Now, to have proper mirroring between
M4 and M6, VSG4 = VSG6. And to have proper mirroring betwe
between M5 and M7, VGS5 = VGS7.
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(3.33)

The maximum and minimum output swing of the op amp are determined from the output
stage. The maximum output swing is limited by the minimum saturation drain-to-source voltage
of M6 before going to the active region. The minimum output swing is limited by the minimum
saturation drain-to-source voltage of M7 before going to the active region.




(3.34)

= 15  − 0.7  = 14.3 
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(3.35)
(3.36)

= 0  + 1.4  = 1.4 

(3.37)

Using the small-signal model, the small-signal output resistance and small-signal voltage
gain of the output stage can be calculated. The small-signal model of the common source
amplifier stage is presented in Fig. 3.3.9 below.

Fig. 3.3.9. Small-signal model of common source output stage.
Considering gm6 = gm2 the small-signal voltage gain and resistance equation is shown below.
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(3.38)

Thus the overall op amp gain can be represented as,
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(3.39)
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(3.40)

And the total power dissipation of the circuit can be represent as,
 = * + *!  + | |

 = 50 + 260 μ ∗ 15  = 4.65 !,

(3.41)
(3.42)

The BSIM3 device model developed for the SiC process was used for simulation. The
scalability of this model was limited such that the allowable width (W) of each of the transistors
was set to a fixed value (20 µm) and the value of the length (L) was selected as either 2 µm or 5
µm depending on the transistor functions. For example, the L = 2 µm devices have higher
transconductance (gm) values, so they are good for devices which need high gain. The L = 5 µm
devices have higher output resistance, which makes them better for matching circuits where the
current stays constant with the changes in the drain voltage. For this the NMOS source coupled
pair (M1 and M2) and the PMOS current mirror load (M3 and M4) of the 1st stage and the
PMOS (M6) of the 2nd stage have device length L = 2 µm and the current sink of the 1st stage and
the NMOS (M7) of the 2nd stage have device length L = 5 µm.
The value of the compensation capacitor was calculated as 3 pF. The calculated tail current
of first stage was 50 µA and the calculated current in the second stage was 260 µA. The (W/L)
ratios of the NMOS source coupled pair were calculated as 70 from GB specifications. And the
(W/L) ratios of the PMOS current mirror and the NMOS current sink were calculated from the
ICMR specifications as 360 and 88 respectively. For the required phase margin the nondominant poles has been placed at least 10 times the GB. From this the (W/L) of the PMOS (M6)
acquired as 3726. The (W/L) of the NMOS (M7) were calculated from the systematic offset
requirement as 263. Lastly the value of the nulling resistor Rz has been calculated by using the
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equation (3.18) as 4.6 kΩ. The frequency of the dominant pole along with other significant poles
and the zero of the system have been calculated as follows:
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(3.45)

= 102.81 9

(3.46)

The calculated values of the transistors and the values of the compensation capacitor and
nulling resistor are then optimized using simulation. The calculated values and the actual values
of the size of the transistors and passive elements are given in TABLE 3.3 below.
TABLE 3.3 DEVICE SIZES
CDF Parameter

Calculated
Actual Value
Value

(W/L)

Fingers

(W/L)1 and (W/L)2

177.80

70

20/2

7

(W/L)3 and (W/L)4

359.32

360

20/2

36

(W/L)5

50.73

88

20/5

22

(W/L)6

3726.71

2240

20/2

224

(W/L)7

263.08

264

20/5

66

Cc

3 pF

2.196 pF

---

---

Rz

4595.96 Ω

7666.67 Ω

---

---
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CHAPTER 4

SIMULATION OF THE OPERATIONAL AMPLIFIER

The performance of the designed op amp was evaluated and optimized by simulation. Test
benches were developed to verify different circuit characteristics performance over different
process corners (Typical, Fast-Fast, Slow-Slow) and over temperature (25 °C to 275°C). These
variations in the process corners imply different drive strengths of the NMOS and PMOS
transistors. For example a fast-fast corner means both the NMOS and PMOS transistors have low
threshold voltages. The simulations were run using the Synopsys HSPICE simulator. The utilized
models were developed based on BSIM3 device models and the high fidelity process design kit
was created as part of NSF-BIC project. The simulation setup, design tool chain and the AC, DC
and transient performance analysis will be presented in this chapter.
4.1

Simulation Setup
The simulation setup was created to measure and verify every performance characteristics

(DC, AC and transient responses) of op amp in a close approximation of real world
environments. Every test bench was designed to calculate some specific performance of the op
amp and for this, additional passive elements such as resistors and capacitors were included to
recreate a real life test setup. The schematics of the test setups include the input signals, power
supply, the input bias voltage and the output load capacitance for each test circuit. Due to the
high threshold voltages of the transistors in SiC, the power supply is 15 V, the bias voltage for
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every simulation was calculated as 4.45 V and the common mode voltage VICM was taken as 7 V
or around mid-rail.
4.2

DC Simulation
DC simulation was used to characterize the following specifications: input offset voltage, the

DC power dissipation, the input common mode range and the output voltage range (OVR). The
test bench configuration for input offset measurement is shown in Fig. 4.2.1. The load
capacitance was set to 10 pF since the input capacitance of the probes of the Tektronix TDS
744A oscilloscope used for post-fabrication testing are in that range.

Fig. 4.2.1. Input offset voltage measurement.
For the offset measurement, the DC power supply VICM was set at 7.5V and the DC power
supply VOS was swept from –0.1 V to 0.1 V. The simulation results for different temperatures are
shown in Fig. 4.2.2. When the output voltage was 7.5 V the voltage VOS at the input is the offset
value. But the input VOS at that time is very close to 0 V, as expected. This is because the
simulations do not account for transistor mismatch that exists in the actual circuit. So, even
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though there seems no significant offset voltage present in the simulation, in real life testing
some offset will be present.

Vout (V)

Offset Voltage
16.00
15.00
14.00
13.00
12.00
11.00
10.00
9.00
8.00
7.00
6.00
5.00
4.00
3.00
2.00
1.00
0.00

/output T = 25
/output T = 100
/output T = 200
/output T = 275
-0.1

-0.05

0

0.05

0.1

0.15

Vos (V)

Fig. 4.2.2. Simulation results of input offset voltage and output voltage swing.
The next DC characteristics that were simulated were the ICMR and OVR. Fig. 4.2.4 shows
the test setup configuration. Here the op amp is placed in a voltage-follower configuration.

Fig. 4.2.3. Op amp in voltage-follower configuration.
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In the voltage follower configuration (as a unity-gain buffer), the output of the amplifier is
connected with its negative input. This forces the output to be equal to the input voltage when the
op-amp functions. The simulation results of the voltage follower at 25 °C and at 275 °C are
shown in Fig. 4.2.4 and Fig. 4.2.5 respectively.

15.00
14.00
13.00
12.00
11.00
10.00
9.00
8.00
7.00
6.00
5.00
4.00
3.00
2.00
1.00
0.00

4.50E-04
4.00E-04
3.50E-04
3.00E-04
2.50E-04
2.00E-04
1.50E-04
output
I_supply

I_supply (A)

Vout (V)

ICMR & OVR plot for T = 25 °C

1.00E-04
5.00E-05
0.00E+00

0

5

Vin (V)

10

15

Fig. 4.2.4. Simulation results of voltage follower at T = 25 °C.
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15.00
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13.00
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11.00
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7.00
6.00
5.00
4.00
3.00
2.00
1.00
0.00

2.00E-03
1.80E-03
1.60E-03
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1.20E-03
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6.00E-04

/output Y
I_supply

4.00E-04
2.00E-04
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0

5

Vin (V)

10

15

Fig. 4.2.5. Simulation results of voltage follower at T = 275 °C.
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I_supply (A)

Vout (V)

ICMR & OVR plot for T = 275 °C

From the simulation data the ICMR of the op amp was found to be 4.7 V to 14.58 V at 25 °C
and 4.87 V to 14.22 V at 275 °C. The OVR at 25 °C is 690 mV to 14.45 V and at 275 °C is 980
mV to 14.12 V. But in the open loop configuration, the maximum allowable input common
mode voltage (14.58 V at 25 °C and 14.22 V at 275 °C) does not provide acceptable gain (gain is
less than 55dB). So for the open loop mode, the maximum input common mode voltage is 13.7 V
at 25 °C and 10.34 V at 275 °C (allowing at least 55dB gain). At room temperature the ICMR is
within the specification but at the high temperatures the threshold voltages of the transistors
shifts and the maximum input common mode voltages is less than the specifications.
The total DC power consumption was measured by measuring the dc current supply
(I_supply) of the op amp at different temperatures. From the data the value of I_supply at 25 °C
is found to be 365.52 µA and at 275 °C is found to be 1.69 mA. Thus, the power dissipation at 25
°C is 5.483 mW and at 275 °C is 25.35 mW, respectively. Fig. 4.6 represents the current sweep
across temperature and Table 4.1 summarizes the overall DC simulation characteristics.

Power Dissipation (mW)

2
1.8
1.6
1.4
1.2
1
0.8
0.6
0.4
0.2

25.2
20.2
15.2
10.2

Power dissipation
Current Consumption

5.2
0.2
0

50

100

150

200

250

Temperature (°C)
Fig. 4.2.6 The supply current sweet over temperature.
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300

I_supply (A)

Power Dissipation and Current Supply
30.2

TABLE 4.1 DC SIMULATION CHARACTERISTICS
Parameter

Unity-gain mode

Temperature

Simulated Value

25

4.7 – 14.58

100

4.62 – 14.12

Unit

V
ICMR

Open-loop mode

200

4.45 – 14.34

275

4.87 – 14.22

25

4.7 – 13.7

100

4.62 – 12.178
V

ICMR

200

4.45 – 12.1

275

4.7 – 10.34

25

0.69 – 14.45

Output voltage swing

100

0.68 – 14.4

range

200

0.674 – 14.15

275

0.98 – 14.12

25

0.366

100

0.99

200

1.361

275

1.691

25

5.49

100

14.85

V

Total current demand

mA

Power dissipation

mW
200

20.42

275

25.35
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4.3

AC Simulation
AC simulation was used to characterize the following specifications: the open-loop gain,

unity-gain bandwidth (GB) and phase margin. All of these characteristics were measured using a
single test bench. The Fig. 4.3.1 shows the test bench setup for AC performance analysis. The
unity-gain bandwidth is furthermore verified in transient simulations.

Fig. 4.3.1. Test bench setup for AC analysis.
The open-loop gain of the op amp is limited by the bandwidth of the amplifier. There is a
tradeoff between the phase margin and the GB. To increase the phase margin, the GB and AC
gain will decrease and if we increase the GB and AC gain, the system will become less stable.
In the TABLE 4.2 the AC simulated parameters for 25 °C, 100 °C, 200 °C and 275 °C has
been presented. The simulations were executed using BSIM3 models. The simulations were run
again using an updated BSIM4 model that was developed after the fabrication.
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TABLE 4.2 AC SIMULATION CHARACTERISTICS
Simulated Value

Temperature
Parameter

Open loop

Unit
(°C)

Typical

Fast-Fast

Slow-Slow

25

74.29

59.6

73.03

100

66.32

52.5

63.67
dB

gain

200

65.81

36.11

57.23

275

60.84

42.51

57.18

25

2.953

7.03

2.164

Unity-gain

100

5.895

9.487

4.216

Bandwidth

200

5.985

9.221

5.747

275

6.224

9.954

6.556

25

40.65

36.4

38.4

100

42.93

36.1

40.6

200

45.11

50.8

41.5

275

42.1

50.1

41

MHz

Phase Margin

(degree)

Fig. 4.3.2 and Fig. 4.3.3 represent the magnitude and phase plots for different temperatures
using the BSIM3 model. But in the updated BSIM4 device model, some of the circuit
performance declined: by 9% to 19% for open loop gain and 36% to 38% for phase margin;
while some performances improved: by 40% to 55% for unity-gain bandwidth.
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Magnitude plot for different temperatures
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Fig. 4.3.2 Magnitude plot for different temperatures.

Phase plot for different temperatures
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Fig. 4.3.3 Phase plot for different temperatures.
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4.4

Transient Simulation
Transient simulation was used to characterize the following specifications: the closed-loop

unity-gain bandwidth and the slew rate. The test bench setup for the transient analysis is shown
in Fig. 4.4.1.

Fig. 4.4.1 Test bench for transient analysis.
To determine the closed-loop unity-gain bandwidth, the circuit was simulated with an
external feedback path. The amplitude of the ac signal was 10 mVp-p and the initial frequency
was 10 kHz. After this the frequency has been sweep until the output signal equals to input
signal. This frequency is the unity-gain bandwidth. The closed-loop unity-gain bandwidth for 25
°C is 2.6 MHz and the closed-loop unity-gain bandwidth for 275 °C is 7.2 MHz.
For the slew rate measurement the sinusoidal source is replaced by a pulse generator and the
feedback resistor replaced with a short. The frequency of the pulse signal was 10 kHz, the rise
and fall time are 5 ns each and the pulse width is 50 µs. The modified test bench for slew rate is
shown below in Fig. 4.4.2.
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Fig. 4.4.2. Test bench for analysis of slew rate.
The slew rate is the fastest rate of change of the output voltage in response to a change of the
input voltage. It is expressed as volts per microsecond. Table 4.3 shows the simulated results of
the slew rate characteristics. For a fixed load capacitance of 10 pF, the supply current rises with
temperature due to the shift in threshold voltages. For this the slew rate also increases with
temperature. At all temperatures the simulated slew rate is higher than the SR specification of 10
V/µs.
TABLE 4.3 AC SLEW RATE VALUE FOR DIFFERENT TEMPERATURES
Temperature ( °C)

Vmax (V)

Vmin (V)

Slew rate (V/µs)

25

14.6

0.066

26.41

100

14.27

0.056

71.35

200

14.33

0.27

76.6

275

14.45

0.35

95.88

40

CHAPTER 5

PHYSICAL DESIGN

The last step in the design process is the physical design or the layout. The toolchain for the
layout is the Virtuoso Layout Editor in the Cadence design kit. The complete layout process
includes the layout of the transistors with proper connections, the pin specification, the design
rule check verifications and layout vs schematic check. After the layout, the op amp is placed
inside the padframe and parametric extraction performed. Finally, the circuit is resimulated with
the padframe to confirm the performance characteristics.
5.1

Chip Layout
The chip layout is divided into two stages: the differential input stage and the common

source amplifier output stage. There are a total of eight pins associated with the layout: AVDD
and AVSS for power supplies, VINP and VINN for positive and negative inputs, respectively,
VBIAS for voltage biasing, PVDD_IO and PVSS_IO for power supplies to padframe and
OUTPUT for the output. The Fig. 5.1.1 represents the layout of the op amp and the Table 5.1
represents the input and output pins of op amp and their description.

41

Fig. 5.1.1. The layout of the op amp (Length = 431.6 µm; Width = 738 µm).
TABLE 5.1 THE INPUT AND OUTPUT PINS OF OP AMP WITH DESCRIPTION
Pin Name

Pad Frame Name

Location

Connection Description

VINP

POTA2STG_VINP

Upper-left

Positive Input: 7.5 V DC + 1 V AC

VINN

POTA2STG_VINN

left

Negative Input: 7.5 V DC voltage

VBIAS

POTA2STG_VBIAS

Lower-Left

Desired Biasing Voltage: 4.45 V DC

OUTPUT

POTA2STG_OUTPUT

Right

Output
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AVDD

PAVDD

Top

Power supply: 15.0 VDC

AVSS

PAVSS

Bottom

Circuit ground: 0 VDC

PVDD_IO

PVDD_IO

4 pads: each
Power supply to padframe: 15.0 VDC
in one corner
4 pads: each
PVSS_IO

PVSS_IO

Ground to padframe: 0 VDC
in one corner

The physical design is one of the important steps in the design. A circuit with good
simulation performance can have unsatisfactory characteristics with substandard layout. One of
the main key points with circuit layout is the need to have good matching between similar items
[6]. One way to get this is to create a unit value of a paired device and repeat it multiple times as
needed. This is called the “unit matching” principle. Another important principle to be
considered is the “common-centroid” principle. In the common centroid principle two or higher
matched devices are arranged in such a form that both of their axis of symmetry will overlap
[15]. This type of layout is seen in the Fig. 5.1.2 with NMOS input pair transistor matching.
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Fig. 5.1.2. NMOS input pair transistor matching.
The layout structure implements “inter-digitated arrays” or in other words, uses a single
multi-fingered transistor to represent two or more transistors. The current mirror load of the
differential input with M3 and M4 transistors (Ch. 3, Sec 3, Fig. 3.3.1) and the current mirror
circuit with M5 and M7 transistors (Ch. 3, Sec 3, Fig. 3.3.1) are matched in the same way as
shown in Fig. 5.1.3 and Fig. 5.1.4, respectively.

Fig. 5.1.3. Current mirror (M3 & M4) layout.
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Fig. 5.1.4. Current mirror (M5 & M7) layout.
The transistor-matching layout of the op amp follows the layout rules for common-centroid
layout design according to [15]. The rules are given below:
1. Coincidence: The placement of the matching transistors maintains the coincidence of
their centroids.
2. Symmetry: The device array is symmetric in both X- and Y-axes.
3. Dispersion: The device segments are uniformly distributed
4. Compactness: The device is compacted as much as possible following the device rules.
A number of contacts are placed and large paths of the poly layer have been superimposed
with metal layer to provide minimum resistance path. A large number of contacts have been
placed in these paths as well.
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The design rules check was performed throughout the layout process and layout versus
schematic was used to confirm the proper connections in the device. Next, parasitic extraction of
the op amp was performed and the actual parasitic capacitance and resistance values from the
layout extracted. The op amp was resimulated with these extracted values to confirm its
performance.
The final layout includes the padframe with eight analog pads for proper bond wiring,
packaging and testing. The final layout with padframe and inputs & output bondpads is shown in
Fig. 5.1.5 below.
AVDD

PVDD_IO

PVSS_IO

VINP
VINN
VBIAS
OUTPUT
PVSS_IO

PVDD_IO

AVSS

Fig. 5.1.5. Final chip layout with padframe and pin connections.
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The full chip included over 40 analog, mixed-signal and digital building block circuits. The
final chip size was 21 x 12.5 mm2 and the chip was sent to fabrication on August 2013. The final
area of the op amp including the padframe is 1200 µm X 1520 µm and the final circuit includes a
total of seven transistors and one capacitor and one resistor. The die micrograph of the fabricated
op amp is shown in Fig. 5.1.6.

Fig. 5.1.6. Die micrograph of the fabricated op amp.
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CHAPTER 6

TESTING AND CHARACTERIZATION

After the tapeout the die was sent for fabrication. Testing preparations such as test planning
and packaging options were evaluated during this time. Since the main application of the circuit
is in high temperature different bonding and packaging options that were compatible with the
temperature range were considered. A detailed test plan was developed and printed circuit board
created to reproduce the test benches used at the design and verification steps.
6.1

Bond Wire and Packaging
Due to the low pin count of the circuit, testing using a Semiprobe probe station was the

primary choice. Exhaustive DC testing was performed using the probe station and Keithley 4200
Semiconductor Characterization System. But to measure the op amp transient performance in
feedback circuitry packaging of the circuit was required.
The packaging and wire bonding was accomplished at the High Density Electronics Center
(HiDEC) at the University of Arkansas. The first step was dicing of the op amp reticle from the
fabricated 4” wafers. After this step, the die was attached into the cavity of a 64-pin ceramic
quadpack package using high-temperature epoxy and the package was kept inside a vacuum
oven for about 4 hours at 150 °C to cure the epoxy. The next step was wire bonding. The pads of
the circuit were bonded to the package by using a 1 mil gold wire with a small gold ball formed
by the bonder at the ends. The bonding plan for the op amp is shown in the Fig. 6.1.1 below.
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Three op amps (along with one other circuit, a Schmitt trigger designed by a fellow student)
were bonded in a single package. The pin out information is detailed in TABLE 6.1.

Fig. 6.1.1. Bonding plan.
TABLE 6.1 THE BONDING DIAGRAM PIN CONFIGURATIONS
Corresponding
Pin No.

Corresponding
Pin No.

Corresponding
Pin No.

Signal

Signal

Signal

10

PAVDD

26

PAVDD

42

PAVDD

12

VINP

28

VINP

44

VINP

14

VINN

30

VINN

46

VINN

16

VBIAS

32

VBIAS

48

VBIAS

17

PVDD_IO

33

PVDD_IO

49

PVDD_IO

19

PAVSS

35

PAVSS

51

PAVSS

21

PVSS_IO

37

PVSS_IO

53

PVSS_IO

23

Output

39

Output

55

Output
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The last step in the packaging process is the soldering of the package with the printed circuit
board (PCB) as shown in Fig. 6.1.2. The PCB is made out of a high temperature Rogers material
that is capable of high temperature testing (300 oC) using a hot plate as a heat source. Finally, all
the solders and wire bonds were checked for shorts and the circuit readied for testing.

Fig. 6.1.2 Final packaged chip.
6.2

Test Setup
The testing of the op amp was done using both the probe station and PCB board setup. There

are a total of eight input/output pins of the op amp including the power supply to the padframe.
In the probe station eight probe tips were used to probe the eight pads as shown in the Fig. 6.2.1,
using a combination of active and passive probes. The output of the probe tips were then
connected with the appropriate equipment. This setup was used to measure the primary heartbeat
tests: offset voltage, ICMR, OVR, gain and slew rate.
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Fig. 6.2.1 Probe station test setup.
During the testing of the op amp using the PCB board setup, the
he packaged chip and the test
setup were kept in two different PCB using a mother
mother-daughter
daughter board setup and external
connections were made between
etween them. This was been done to facilitate high temperature testing
where the packaged chip Rogers board placed in the hot plate is capable to withstand high
temperature but not vice versa. Two test boards, one 1.5 inch x 2.5 inch and another 1.45 inch x
1.55 inch were developed using Eaglesoft PCB software as shown in Fig. 6.2.2.
The list of equipment used for testing is represented in TABLE 6.2.. The test plan developed
for each characteristic measurement along with the diagrams and connections are included in
Appendix A.
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TABLE 6.2 LIST OF TEST EQUIPMENT
Tektronix TDS 744A Oscilloscope
Tektronix AFG3022B Dual Channel Arbitrary/ Function Generator 25MHz
Agilent E3631A Triple Output DC Power Supply
Keithley Semiconductor Characterization System
Hewlett Packard 3458A Multimeter
Cole Parmer Stable Temp hotplate
Marconi Instrument 10KHz, 2.7GHz signal Generator 2031
Printed Circuit Board

Fig. 6.2.2. PCB layout (a) 1.45” x 1.55” (b) 1.5” x 2.5”.
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6.3

Test Results
This section describes the actual performance of the designed circuit at different temperature

ranges.. The first test performed was a “heartbeat” test at the probe station. The purpose of this
test was to observe that the circuit was functional. Die from different location of the wafer has
ha
been tested sporadically to check for functionality and the device yield was 100% although the
dies in the edge of the wafer showed better transient performance than dies in the center due to
their stronger PMOS and weaker NMOS properties. The Fig. 6.3.1 shows the wafer diagram
where the shaded dies represent the tested circuits.

Fig. 6.3.1 Wafer diagram
Once functional circuits were identified, tthe next test performed was a bias sweep to measure
the optimum bias voltage (the
he same range as the simulation Fig. 6.3.2).. The input was provided
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by a triangular wave from the function generator AFG 3022B and the plots were captured by

12
10
Voltage

8
6

Bias Voltage 4.6 V

Tecktronix TDS 744A oscilloscope.

DC Bias Sweep
Bias Sweep

4
2
0
0.00
-2

0.01

0.02

0.03

0.04

0.05

Time
Fig. 6.3.2 DC bias sweep.

Next, DC offset voltage was measured. The input offset voltage at 25 °C was observed to be
16.9 mV. The offset voltage increased with temperature, observed as 45.7 mV, 48.3 mV and 60
mV at 100 °C, 200 °C and 300 °C, respectively. The offset value, the ICMR and the OVR were
measured with Keithley 4200 using the voltage follower configuration. Fig. 6.3.3 shows the
variation of offset voltage with temperatures.
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Offset Voltage
70

Voltage (mV)

60
50
40
30
20

Offset Voltage

10
0
0

50

100

150

200

250

300

350

Temperature (°C)

Fig. 6.3.3. The offset voltage at different temperatures
The measured unity-gain mode ICMR, OVR and DC current supply at 25 °C are shown in
Fig. 6.3.4.

2.75E-05
2.25E-05
1.75E-05
1.25E-05

For 25 °C Vout
For 25 °C I_supply
5.00

Vin (V)

10.00

I_supply (A)

Vout (V)

Unity-gain mode ICMR at 25 °C
16.00
14.00
12.00
10.00
8.00
6.00
4.00
2.00
0.00
0.00

7.50E-06

15.00

Fig. 6.3.4. Input common mode range at 25 °C.
The measured unity-gain mode ICMR, OVR and DC current supply at 300 °C is shown in
Fig. 6.3.5.
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14.00

2.50E-02

12.00

2.00E-02

10.00

1.50E-02

8.00

1.00E-02

6.00
5.00E-03

4.00

For 300 °C Vout

2.00
0.00
0.00

For 300 °C I_supply
5.00

Vin (V)

10.00

I_supply (A)

Vout (V)

Unity-gain mode ICMR at 300 °C

0.00E+00
-5.00E-03

15.00

Fig. 6.3.5 Input common mode range at 300 °C.
The unity-gain mode ICMR is 5.85 V to 14.03 V at 25 °C and 5.25 V to 11.8 V at 300 °C.
For all temperatures the ICMR range is smaller than simulated values. This is due to the fact that
the actual threshold voltages of the transistors are higher than the device model. The OVR is 1.73
V to 14 V at 25 °C and 0.53 V to 11.2 V at 300 °C. The OVR is also smaller than the simulated
values due to the same reason. The current consumption and power dissipation at 25 °C is 6.2
mA and 93 mW respectively, and at 300 °C is 18.8 mA and 282 mW respectively. The measured
current consumption and power dissipation is higher than simulation due to the fact that a larger
bias voltage was required to make sure all of the transistors were in saturation. The summary of
the results at different temperature is shown in TABLE 6.3.
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TABLE 6.3 OP AMP DC CHARACTERISTICS MEASUREMENTS
Parameter

Temperature

Simulated Value

Measured Value

25

---

16.9

100

---

45.7

Offset voltage

Unit

mV
200

---

48.3

275/300*

---

60

25

4.7 – 14.58

5.85 – 14.03

100

4.62 – 14.12

5.6 – 13.1

Unity-gain ICMR

V
200

4.45 – 14.34

5.3 – 12.2

275/300*

4.87 – 14.22

5.25 – 11.8

25

0.69 – 14.45

1.73 – 14

Output voltage swing

100

0.68 – 14.4

1.37 – 12.8

range

200

0.674 – 14.15

0.53 – 11.6

275/300*

0.98 – 14.12

0.53 – 11.2

25

0.366

6.2

100

0.99

11.94

200

1.361

15.7

275/300*

1.691

18.8

25

5.49

93

100

14.85

179

V

Total

current

mA
consumption

Power dissipation

mW
200

20.42

235.5

275/300*

25.35

282

*

Simulation/Measurement

57

Next, transient analysis was performed and a speculation on slew rate and unity-gain
bandwidth was measured in Fig. 6.3.6. For the slew rate measurement, a 2 Vp-p (6.5 V to 8.5 V)
square wave signal was provided to the positive input of the OTA from the function generator
AFG 3022B and the plots were captured by Tecktronix TDS 744A. The specification of the load
capacitance in the output was on the order of a few pF (≈10 pF). The output pad was probed
using a passive probe. The probe was connected to the oscilloscope through a 4.5 ft RG-174
coaxial cable followed by a 3 ft. RG-58 coaxial cable. The minimum capacitance of the RG-174
is 30.8 pF/ft. [16] and the maximum capacitance of the RG-58 is 26 pF/ft. [17]. So the worst case
load capacitance is in the range of 200 pF. The measured slew rate at 25 °C is 13.34 V/µs and at
300 °C is 50 V/µs. The Fig. 6.3.6 shows the slew rate measurement at room temperature.

Fig. 6.3.6. Slew rate measurement at 25 °C.
The unity-gain bandwidth with active probe at room temperature is 1.8 MHz and at 300 °C is
6.1 MHz. The used Picoprobe model 12C active probe has 0.1 pF capacitance [18]. The unity-
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gain bandwidth with passive probe at room temperature is 1 MHz and at 300 °C is 3.4 MHz.
Here with the passive probe at the output, the load is assumed at least 2 times higher than the
simulation load. So the unity-gain bandwidth measurements match with the simulation results.
The open loop voltage gain at 25 °C is 63 dB and at 300 °C is 57.5 dB. Although the open
loop voltage gain in every temperature is less than the simulation value using BSIM3 model but
they match with the simulation value using BSIM4 model. The BSIM4 model has a more
accurate frequency response and this model is more closely related with the real output. The Fig.
6.3.7 represents the open loop voltage gain at room temperature.

Vout (V)

DC Gain at 25 °C
16.00
14.00
12.00
10.00
8.00
6.00
4.00
2.00
0.00
-2.007.10

63 dB

Vout
7.11

7.12

7.13

VINP (V)

Fig. 6.3.7. DC gain measurement at 25 °C.
The summary of the op amp results at different temperature is shown in TABLE 6.4.
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TABLE 6.4 OP AMP AC AND TRANSIENT CHARACTERISTICS MEASUREMENTS
Simulated
Parameter

Temperature

Measured Value

Unit

Value
25

74.29

63.01

100

66.32

60

DC gain

Unity-gain

dB
200

65.81

58.4

275/300*

60.84

57.5

25

2.953

1

100

5.895

1.85
MHz

bandwidth

200

5.985

2.2

275/300*

6.224

3.4

25

26.41

13.34

100

71.35

25
V/µs

Slew rate
200

76.6

40

275/300*

95.88

50

*

Simulation/Measurement
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CHAPTER 7

CONCLUSION

This thesis has presented the overall design flow of a general purpose two-stage CMOS op
amp using SiC CMOS process technology. The designed circuit is one of the pioneering op amp
in SiC CMOS technology designed to operate in high temperature range and harsh environment.
The purpose of the overall project was to build individual circuit blocks that would be further
integrated into a system level design in the next tapeout of NSF-BIC project. An improved
version of the designed amplifier has become part of the design of the protection circuitry of a
SiC gate driver system that has subsequently been submitted for fabrication.
From the beginning, the main consideration was to design a circuit that would function with
good performance characteristics. The pin count has been kept small to simplify testing using
both board and probe station methods. This reduced both the time and money required over
packaging of random die prior to validation.
The op amp is functional over a wide temperature range and has good performance
characteristics. The DC gain of the op amp ranges from 63 dB to 57 dB over temperature (25 °C
to 300 °C ) and the unity-gain bandwidth ranges from 1 MHz to 3.4 MHz over temperature (25
°C to 300 °C ). The op amp shows slew rate from 13.34 V/µs to 50 V/µs over the temperature
range. The circuit has high power dissipation: ranging from 93 mW to 282 mW. But for the SiC
CMOS process with high threshold voltages ranging from 2.9 V to 5 V with 15 V supply voltage
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this power consumption rate is acceptable. The simulations were performed based on BSIM3
models developed for the particular process. The experimental results matches better with the
simulation results for the BSIM4 model that developed after the fabrications.

Future Work
Another version of the op amp has been developed and submitted for fabrication in a
subsequent run. The simulation of this new three-stage op amp shows good results, but the
experimental results still need to confirm functionality. The second version of the op amp needs
to be tested using the developed testplan.
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APPENDIX – A

OP AMP TEST PLAN

A. General Power-up Procedure
1.

Start with connecting the AVDD and PVDD_IO to +15 V and AVSS and PVSS_IO to
common ground 0V to the PCB.

2.

Set VBIAS to the desired +4.45V voltage.

3.

Depending on the test, place the VINN and VINP connection in the respective AC or DC
voltage.

4.

Set the power supplies then press the “output off” button.

5.

Recheck carefully every voltage of the pins.

6.

Wire the pins of the chip in Rogers board with the PCB.

7.

Proceed with the test.

8.

Measure the results and record the data.

9.

After finishing the testing turn of the input signals followed by the bias voltages and
power supplies.
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B. High Temperature General Procedure
1.

Continue the general power-up procedure from step 1 to 5.

2.

Attach the Roger board in the high temp settings and place it in the hot plate.

3.

Turn on the hot plate and set the required temperature for individual testing.

4.

Continue on the general power-up steps from 6 to 9.

5.

Cool down the chip to room temperature.

C. DC Characterization
DC Offset
1.

The DC offset measurement test bench is shown in Fig. A.C.1.

Fig. A.C.1. Input offset voltage measurement
2.

Set up using the general power–up procedure.

3.

Set VINN = VINP = 7.5 V
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4.

Measure Vout using the multimeter.

5.

Determine the relation between the Buffer stage and the Device under test, using the
following equation:
∆ = −∆1

6.

(A.1)

The offset voltage VOS can be calculated, using the following equation:
##$ ≈


1000

7.

Repeat the test with temperatures ranging from 25 oC to 300oC.

8.

Measure the results and record the offset voltage.

(A.2)

DC Power
1.

Use the test bench as shown in Fig. A.C.1.

2.

Set up using the general power–up procedure.

3.

Set VINN = VINP = 7.5 V

4.

Measure the DC current by connecting a multimeter in current mode in series with the
power supply. For safety add a 100 Ω resistor between the multimeter and power
supply.

5.

Repeat the test with temperatures ranging from 25 oC to 300oC.

6.

Measure the results and record the data.
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Input Common Mode Range (ICMR) Voltage Measurement
1.

The ICMR test bench is shown in Fig. A.C.1.

Fig. A.C.2 ICMR measurement circuit
2.

Set up using the general power–up procedure.

3.

DC Sweep VCM from 0 V to 15 V with .5 V step.

4.

Measure the outputs.

5.

Repeat the test with temperatures ranging from 25 oC to 300oC.

6.

Keep in consideration the offset voltage from the first test and adjust the circuitry to
cancel the offset effect.

7.

Repeat the measurement following steps c) to d) for each temperature step.

8.

Measure the results and record the data.
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D. AC Characterization
Open Loop Gain
1.

The test bench for open loop voltage gain is shown in Fig. A.D.1.

Fig. A.D.1. Open loop gain test bench
2.

Set up using the general power–up procedure.

3.

Connect VMID to 7.5 V.

4.

DC Sweep VSRC from 0V to 15V and measure Vout.

5.

Calculate the open loop gain using the following equation:
100Ω + 100 KΩ ∆V%&'
: = 20 log '
∗
(
100Ω
∆Vout

7.

Repeat the test with temperatures ranging from 25 oC to 300oC.

6.

Measure the results and record the data.
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(A.3)

Unity-Gain Bandwidth
1.

The test bench for unity-gain bandwidth is shown in Fig. A.D.2.

Fig. A.D.2. Test bench for power dissipation and unity gain bandwidth
2.

Set up using the general power–up procedure.

3.

From the arbitrary waveform generator set the sinusoidal input signal. Set the offset
value, the amplitude to 200 mVp-p, and the frequency to 10 kHz initially.

4.

Connect VINN to 7.5 V.

5.

Sweep the frequency from 1Hz to 10 MHz and measure the frequency for which the
input is equal to the output i.e. the output signal amplification is zero. This is the
unity-gain bandwidth.

6.

Repeat the test with temperatures ranging from 25 oC to 300oC.

7.

Measure the results and record the data.
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Common Mode Rejection Ratio (CMRR)
1.

The test bench for CMRR is shown in Fig.A.D.3.

Fig.A.D.3. CMRR test bench
2.

Set up using the general power–up procedure.

3.

Connect VMID to 7.5 V.

4.

Sweep VSRC from 0V to 15V and measure Vout.

5.

Calculate the CMRR using the following equation:
100;
∆
 = 20 log '
∗
(
100; + 1008; ∆(

6.

Repeat the test with temperatures ranging from 25 oC to 300oC.

7.

Measure the results and record the data
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(A.4)

Power Supply Rejection Ratio (PSRR)
1.

The test bench for PSRR is shown in Fig. A.D.4

10 KΩ

Fig. A.D.4. PSRR test bench
2.

Set up using the general power–up procedure.

3.

From the arbitrary waveform generator set the sinusoidal input signal. Set the offset
value, the amplitude to 200 mVp-p, and the frequency to 10 kHz initially.

4.

Connect VINN to 7.5 V.

5.

Sweep the frequency from 1Hz to 10MHz and measure the differential output.

6.

Calculate the PSRR using the following equation:
VAC
 = 20 log $
X 10%
Vout

7.

Repeat the test with temperatures ranging from 25 oC to 300oC.

8.

Measure the results and record the data.
72

(A.5)

E. Transient Characterization
Slew Rate
1.

The test bench for slew rate is shown in Fig. A.E.1

Fig. A.E.1. Slew rate test bench
2.

Set up using the general power–up procedure.

3.

From the arbitrary waveform generator set the input square signal. Set the offset
value, the amplitude to 2 Vp-p, and the frequency to 10 kHz initially.

4.

Connect VINN to 7.5 V.

5.

Calculate the slope of the rising and falling edge. This is the value of the slew rate.

6.

Repeat the test with temperatures ranging from 25 oC to 300oC.

7.

Measure the results and record the data.
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APPENDIX – B

DESIGN OF AN OP AMP IN THE SUBSEQUENT RUN

The designed and tested op amp has been re-designed in the next fabrication run. The op amp
in the run 1 shows instability in the updated BSIM4 model. In this model the circuit performance
such as the gain and the phase margin declined: by 9% to 19% for open loop gain and 36% to
38% for phase margin. The range of the phase margin is from 28° to 21°. For this the op amp was
unstable. Also special consideration was required for the voltage source bias input. The circuit
could be over biased or under biased for a fixed DC bias voltage in different temperatures. Also
the threshold voltage of the transistors will also shift due to the voltage biasing.
A more stable op amp with current bias input has been designed in the next run. The
schematic of the circuit is shown in the Fig. B.1 below.

Fig. B.1. Three stage op amp schematics.
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This op amp has an added third stage. The third stage is a common source amplifier
employed to increase the gain. The increased gain has been traded for the better phase margin.
The third stage will introduce more poles and for this another compensation circuit has been
added in the op amp. This compensation circuit also consists of a Miller compensation capacitor
connected in series with a nulling resistor. The phase margin of the op amp has been improved
with the cost of the gain.

75

